Position: Component Design Engineer
Location: IRVINE, CA
Duration: 7-18 months
USC or GCs are highly encouraged to apply as per the needs of client
Job description:
Mid to senior level resource needed
Solid knowledge of ASIC design flows and methodologies
Solid knowledge of ASIC verification methodology
Experience writing micro-architecture spec
Experience converting micro-architecture spec to RTL design
Solid knowledge of RTL coding for synthesis using Verilog
Solid knowledge of RTL coding for DFX
Experience with Synopsys Design Compiler
Experience with Timing analysis and timing closure
Experience with gate level simulations and debug
Excellent written and verbal communication skills
Required Tool knowledge:
VCS, Design Compiler (synthesis)
Verilog/System Verilog, Unix C-shell, Source Code Management
Solid knowledge of ASIC design flows and methodologies
Solid knowledge of ASIC verification methodology
Experience writing micro-architecture spec
Experience converting micro-architecture spec to RTL design
Solid knowledge of RTL coding for synthesis using Verilog
Solid knowledge of RTL coding for DFX
Experience with Synopsys Design Compiler
Experience with Timing analysis and timing closure
Experience with gate level simulations and debug
Excellent written and verbal communication skills
Required Tool knowledge:
VCS, Design Compiler (synthesis)
Verilog/System Verilog, Unix C-shell, Source Code Management
Architecture: IA, ARM, embedded controllers
Protocols: DDR, PCIE, AMBA
Tools: Lint, FPV, Perl, Tcl
Protocols: DDR, PCIE, AMBA
Tools: Lint, FPV, Perl, Tcl
For more requirements and hotlist please
visit our blog www.sulaanjobs.blogspot.com
Amit | Social Media Analyst
and IT Recruiter | www.sulaan.com
Amit@sulaan.com | 480.626.0604 (work) | 480.452.1970 (fax) |
Amit@sulaan.com | 480.626.0604 (work) | 480.452.1970 (fax) |
Consulting | Staffing | Outsourcing